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ABSTR4CT-An all in one integrated 315MHz ASK UHF 
receiver is proposed in this paper. This receiver has several 
characterlsiic$ fird RF-in data-out all in one functiob second 
without any spiral inductor and final finer all on chip [1][2]. We 
design a monoUthlc nha-high frequenq (UHF) receiver 
including RF front-end, intermediate-frequency (IF) stage and 
bawband stage. The RF front-end end include single end low- 
noise ampl i fh  (LNA) without owchip spiral inductors and a 
mixer which dowmnverters the LNA output to 2.25MHz IF. 
The IF stage includes lMHz Band pass filter, varlablkgaln 
amplifEr (VGA), automatic gain control (AGC) Imp and peak 
detector. The baseband stage includes on-off keying (OOK) 
demodulator and slicing mniparator to output digital s i p 1  
The UHF receiver was implemented in a UMC 0 . 5 ~  CMOS 
process The receiver sensitivity is -73" and 2.4kbits data 
rate. The chip mnsumes 13mA and size in 137Ox1370pmZ. In 
the fnture, we will increate the sensitivity to-100dbm, then this 
receiver will be manufactured into product. Thus the design of a 
high sensitivity and low cost UHF receiver will be the most 
important area for the future work 
Kejworm-UHF receiver, ASK receiver. 
1. INTRODUCTION 
Wireless communication has developed dramatically in 
recent years such as wireless (cordless and cellular) phone, 
global positioning system (GPS) and wireless local area 
network (LNA). Although many researches have devoted to 
high-frequency wireless receiver, ultra-high-frequency (UHF) 
wireless receiver still plays a significant role to implement 
the wireless communication to our daily lives. The 
applications of ultra-high-frequency wireless receivers such 
as remote keyless entry, security system, remote control 
system, long-rang RF ID and car alarm system are growing 
rapidly and need to be more concem about it. 
Fig1.l is a typical wireless receiver [3]. The whole 
receiver is usually partitioned to three partitions: RF, IF and 
baseband. RFAF function includes three major function : 
signal amplification and filtration, frequency translation and 
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frequency generation. The LNA amplifies the received signal, 
which is then passed through a band-select filter, which 
filters out the out-of-band noise and selects the band signals 
we want. The mixer and RF synthesizer perform the 
frequency translation of the signals, the bandpass filter 
performs channel-select of the signal we want. Finally, 
signals are demodulated by a demodulator, and formed the 
digital data output. 
In order to meet the stringent requirements in wireless 
system, many external components like bandpass filter in IF, 
lowpass filter in baseband and stable crystal oscillator are 
generally employed in the conventional wireless receiver. 
Due to the convenience and commercial considerations, the 
demands of low-cost specification, the area of the receiver 
and the number of discrete components must he reduced. It 
also means that a'monolithic receiver integrated circuit will 
be more popular. Therefore, utilizing the integrated circuits 
to implement the external components becomes an import 
research aspect to the design of UHF receiver. 
We propose the architecture of UHF receiver shown in 
Fig.1.2. The functions of receiver are completely integrated 
and make the receiver a hghly reliable low cost solution for 
high volume wireless communications. The receiver consists 
of a low-noise amplifier, a downconversion mixer, an 
automatic gain control (AGC) loop, an OKK demodulator, a 
frequency-tuning circuit and bandgap. 
.- 
2 .  CIRCUlTDESIGN 
2. I Low Nobe Ampl$er Design 
Four different architectures that can be employed for LNA 
are shown in g.2.1 [4][5]. Four different architectures that 
can be feedback amplifier are shown in Fig.2.2. In the Chip, 
we don't need use spiral inductor LNA. We use the 
feedback system architecture for our LNA 'in Fig. 2.2(~)[6]. 
The LNA archtecture includes low noise amplifier circuit, 
bias circuit, frequency tuning circuit and DC level feedback 
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circuit in Fig.2.3. The DC level feedback circuit extracts DC 
level from LNA output and feedback to stable the circuit 
operation. The simulate result in Fig.2.4 to Fig.2.9. 
RI: IF 
Fig 1.1. Typical wireless receiver archtsture 
Then output 2.25MHz signal to IF. If a mixer accommodates 
a differential LO single-ended RF signal, it is called "single 
balanced," an example being the topology shown in Fig.Z.10 
(a). If a mixer operates with both mfferentials LO and RF 
inputs, then it is called "double balanced,'' the active version 
of which asumes the form of a Gilberl cell in Fig.2.10 (b). 
The. double-balanced mixer generates less even-order 
distohon, thus relaxing the half-IF issue in hetemdpe 
receivers and lowering the beat components m homodyne 
architectures. So, we use this architecture. 
Fig.2.2. The four basic feedback topologies: (a) current- 
sampling series-mixing topology.(series- series feedback 
amplifier) (b) voltage-sampling shunt-mixing topology. 
(shunt-shunt feedback amplifier) (c) voltage-sampling series- 
mixing topology. (series-shunt feedback amplifier) (d) 
current-sampling shuntmixing topology.(shunt- series 
Fig.2.3. The LNA architecture 
(C) (4 
Fig.2.1. Four different LNA .architectures for impedance IP 
matching topologies: (a) resistive termination topology. (b) 
ligm termination topology. (c) Rksistive shunt-series 
feedback topology. (d) Inductive degeneration topology. 
il, 
2.2 MixerDesign 
Mixers perform frequency translation by multiplying two 
signals (and possibly their harmonics). Downconversion 
mixer employed in the receive path have two distinctly 
different inputs, called the RF port and the LO port. The RF 
port senses the signal to be downconverted and LO port 
senses the periodic wave generated by the local oscillator. 
hmm 
Fig.2.4. output waveform ofLN.4. VP-PF165mV. 
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1.5. Frequency response of LNA. The maximum gain is 
dB at 3 16%. 
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Fig.2.7. UP3 compression point of LNA. 
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Fig.2.8. Noise figure of LNA. The noise figure is 7.97dbm 
at315MHz. 
Fig.2.9. The waveform of Irfamp. 
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Fig.2.10. (a) Single-balanced 
mixer. 
@) 
mixer, @) double-balanced 
Fig.2.11. PldB ofmixer 
Fig.2.12 IIP3 ofmixer 
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2.3 IFStage 
The block diagrams of IF stage are shown in Flg.2.13 
[7][8]. The IF stage consists: variable gain amplifier (VGA), 
IF handpass filter, IF amplifier, peak detector and automatic 
gain control (AGC)[9][lO][ll]. The feedback loop comprises 
VGA, IF amplifier, peak detector and AGC connected 
together also called an AGC loop. The AGC loop in the 
proposed UHF receiver is in order to keep the magnitude of 
the output signal constant despite the large dynamic range of 
the input amplitude. The simulation result of IF stage are 
shown in Fig.2.14. The simulation of UHF receiver is shown 
inFig.2.15. 
Fig.2.13. The IF system block 
3. MEASUREMENT RESULTS 
Fig.2.16 shows the receiver chip how to implement for 
measurement. We use signal generator force ASK signal to 
antenna (ANT pin) and use scope measurement the data from 
Do pin. The measurement result is shown in Fig.2.17. 
Fig.2.18 shows the transmitter and receiver how to 
implement for measurement. We use signal generator force 
data to transmitter. Then, transmitter transmit ASK signal 
from antenna and receiver receive ASK signal from antenna. 
The measurement result is shown in Fie.2.19. 
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4. CONCLUSIONS 
In this paper, the simulation results of whole UHF receiver 
system are also shown. The individual simulated result of 
front-end stage, IF stage and receiver system are presented, 
respectively. The front-end stage presents the amplification 
and the kequency transition of the RF signal. The function of 
the IF stage is to amplify the input signal of IF stage and 
maintain the magnihde of the output signal of IF stage not to 
saturate the subsequent stage. The simulation results of the 
receiver system show that the receiver is a "RF iq data out" 
system and exhibits integrated filter and automatic gain 
control [12][13][14][15]. Final, The receiver is implemented 
and shown the result in Table 1 
Fig.2.15. The Dlgital output of UHF receiver. 
m 
Fig.2.16. Configuration of UHF receiver for measurement 
Fig 2 17 Measurement result of UHF receiver chip 
4;p " . . - - - ? J  I/ - 
Fig 2 18 Configurahon of RF system for measurement 
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Fig.2.14. The result ofIF circuit simulacon 
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Fg.2.19. Measurement ofRF system 
Table 1. Summary of UHF receiver chip performance 
Parameter SPEC. Unit 
Modulation 
Dafarate 1-7.8 
-10-73 
Ant hq. (RF) 315 MHZ 
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